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Abstract
The purpose of the paper is that of defining the delays of a circuit as
well as the properties of: determinism, order, time invariance, constancy,
symmetry and the serial connection.
1 Introduction
Digital electrical engineering is a non-formalized theory and the aim of our
concerns is that of trying a semi-formalization. The delay (condition) is the
proposed starting point and it represents the real time model of the circuit
that computes the identity function 1{0,1}. Logical gates and wires are modeled
by a Boolean function that computes instantaneously, in real time, the output
depending on the inputs and by zero, one or several delays at the output or at the
inputs. The model of an asynchronous circuit consists then in the composition
of the models of the logical gates and wires, meaning the serial connection of
the delays and the composition of the Boolean functions.
2 Preliminaries
Definition 2.1 B = {0, 1} is endowed with the discrete topology, with the order
0 ≤ 1 and with the usual laws: −, ·,∪,⊕.
Definition 2.2 Let x : R→ B and A ⊂ R. We define
⋂
ξ∈A
x(ξ) =
{
0, ∃ξ ∈ A, x(ξ) = 0
1, otherwise
⋂
ξ∈∅
x(ξ) = 1
⋃
ξ∈A
x(ξ) =
{
1, ∃ξ ∈ A, x(ξ) = 1
0, otherwise
⋃
ξ∈∅
x(ξ) = 0
Definition 2.3 The order and the laws of B induce an order and laws in the
set of the R→ B functions, that are noted with the same symbols.
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Definition 2.4 Let x : R→ B. The left limit function x(t− 0) is defined by
∀t ∈ R, ∃ε > 0, ∀ξ ∈ (t− ε, t), x(ξ) = x(t− 0)
Definition 2.5 We suppose that x(t − 0) exists. Then the functions x(t− 0) ·
x(t), x(t− 0) · x(t) are called the left semi-derivatives of x.
Definition 2.6 The characteristic function χA : R→ B of the set A ⊂ R is
χA(t) =
{
1, t ∈ A
0, t /∈ A
Definition 2.7 We call signal a function x having the property that the un-
bounded sequence 0 ≤ t0 < t1 < t2 < ... exists so that
x(t) = x(t0 − 1) · χ(−∞,t0)(t)⊕ x(t0) · χ[t0,t1)(t)⊕ x(t1) · χ[t1,t2)(t)⊕ ...
and we note with S the set of the signals.
Notation 2.8 τd : R→ R is the translation τd(t) = t− d, where t, d ∈ R.
Theorem 2.9 The constant functions 0, 1 : R → B are signals. If 0 ≤ m ≤
d and x, y ∈ S, then the functions x ◦ τd, x(t), x(t) · y(t), x(t) ∪ y(t), x(t) ⊕
y(t),
⋂
ξ∈[t−d,t−d+m]
x (ξ) ,
⋃
ξ∈[t−d,t−d+m]
x (ξ) are signals too.
Theorem 2.10 ∀x ∈ S, the left limit function x(t − 0) exists.
Notation 2.11 We note with P ∗(S) the set of the non-empty subsets of S.
3 Stability. Rising and Falling Transmission De-
lays for Transitions
Definition 3.1 Let u, x ∈ S, called input and respectively state (or output).
The implication
∀a ∈ B, (∃t1, ∀t ≥ t1, u(t) = a) =⇒ (∃t2, ∀t ≥ t2, x(t) = a)
is called the stability condition (SC). We say that the couple (u, x) satisfies SC.
We call also SC the function SolSC : S → P ∗(S) defined by
SolSC(u) = {x|(u, x) satisfies SC}
Definition 3.2 We suppose the existence of a ∈ B so that ∃t1, ∀t ≥ t1, u(t) = a
and the fact that (u, x) satisfies SC. If u, x are both non-constant, we note
t∗1 = min{t1|∀t ≥ t1, u(t) = a}, t
∗
2 = min{t2|∀t ≥ t2, x(t) = a}
The transmission delay for transitions is the number d ≥ 0 defined by
d = max(0, t∗2 − t
∗
1)
If u(t∗1 − 0) · u(t
∗
1) = x(t
∗
2 − 0) · x(t
∗
2) = 1, then d is called rising and if u(t
∗
1 −
0) · u(t∗1) = x(t
∗
2 − 0) · x(t
∗
2) = 1, then d is called falling. If u, respectively x is
constant, then t∗1 respectively t
∗
2 is by definition 0.
4 Delays
Definition 4.1 A delay condition (DC) or shortly a delay is a function i : S →
P ∗(S) with the property that ∀u, i(u) ⊂ SolSC(u).
Remark 4.2 The problem of the delays is that of the real time computation of
the identity function 1B. In practice we often work with systems of equations
and inequalities in u, x that model this computation and i(u) represents for all
u the set of the solutions of these systems. Definition 4.1 requests that solutions
exist for any u and that the systems be stable.
Example 4.3 The next functions are DC’s:
• i(u) = {u} is usually noted with I. More general, the equation i(u) =
{u ◦ τd} defines a DC noted with Id, d ≥ 0.
• i(u) = {x|∃d ≥ 0, x(t) = u(t) · χ[d,∞)(t)}
• i(u) = SolSC(u)
Theorem 4.4 Let U ⊂ S and the DC’s i, j.
a) If ∀u, i(u) ∧ U 6= ∅, then the next equation defines a DC
(i ∧ U)(u) = i(u) ∧ U
b) If i, j satisfy ∀u, i(u) ∧ j(u) 6= ∅, then i ∧ j is a DC defined by
(i ∧ j)(u) = i(u) ∧ j(u)
c) Items a), b) are generalized by taking an arbitrary function ϕ : S → P ∗(S)
with ∀u, i(u) ∧ ϕ(u) 6= ∅; i ∧ ϕ is a DC
(i ∧ ϕ)(u) = i(u) ∧ ϕ(u)
d) i and j define the DC i ∨ j in the next manner:
(i ∨ j)(u) = i(u) ∨ j(u)
5 Determinism
Definition 5.1 The DC i is called deterministic if ∀u, i(u) has a single element
and non-deterministic otherwise.
Remark 5.2 By interpreting i as the set of the solutions of a system, its de-
terminism indicates the uniqueness of the solution for all u. On the other hand
we shall identify the deterministic DC’s with the functions i : S → S. The non-
deterministic delays are justified by the fact that in an electrical circuit to one
input u there corespond several possible outputs x depending on the variations
in ambient temperature, power supply, on the technology etc.
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Example 5.3 In 4.3 I, Id are deterministic and the other delays are non-deterministic.
Let U ⊂ S and the DC’s i, j with i deterministic. If ∀u, i(u) ∧ U 6= ∅, then
i ∧ U(= i) is deterministic and similarly for i ∧ j.
6 The Order
Definition 6.1 For the DC’s i, j we define
i ⊂ j ⇐⇒ ∀u, i(u) ⊂ j(u)
Remark 6.2 The inclusion ⊂ defines an order in the set of the DC’s. SolSC
is the universal element relative to this order, because any i satisfies i ⊂ SolSC .
We interpret the inclusion i ⊂ j by the fact that the first system contains more
restrictive conditions than the second and the model in the first case is more
precise than in the second one. In particular, a deterministic DC contains the
maximal information and the DC SolSC contains the minimal information about
the modeled circuit.
Theorem 6.3 Any DC j includes a deterministic DC i; if i ⊂ j and if j is
deterministic, then i = j.
7 Time Invariance
Definition 7.1 The DC i is called time invariant if
∀u, ∀x, ∀d ∈ R, (u ◦ τd ∈ S and x ∈ i(u)) =⇒ (x ◦ τd ∈ S and x ◦ τd ∈ i(u ◦ τd))
and if the previous property is not satisfied then i is called time variable.
Example 7.2 Id is time invariant, d ≥ 0. Let the time invariant DC’s i, j with
∀u, i(u)∧ j(u) 6= ∅; then i∧ j is time invariant. Let k time invariant; then i∨ k
is time invariant. SolSC is time variable.
Theorem 7.3 If i is a time invariant DC, then the next equivalence holds:
∀u, ∀x, ∀d ≥ 0, x ∈ i(u)⇐⇒ x ◦ τd ∈ i(u ◦ τd)
8 Constancy
Definition 8.1 A DC i is called constant if ∃dr ≥ 0, ∃df ≥ 0 so that ∀u, ∀x ∈
i(u) we have
x(t− 0) · x(t) ≤ u(t− dr)
x(t− 0) · x(t) ≤ u(t− df )
If the previous property is not satisfied, then i is called non-constant.
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Example 8.2 Id is constant, d ≥ 0. Let U ⊂ S and the DC’s i, j, the first
constant. If i ∧ U and i ∧ j are defined, then they are constant. More general,
any DC included in a constant DC is constant.
Theorem 8.3 The next functions
x(t) =
⋂
u (ξ)
ξ∈[t−d,t−d+m]
, x(t) =
⋃
u (ξ)
ξ∈[t−d,t−d+m]
are deterministic, time invariant, constant DC’s, where 0 ≤ m ≤ d.
Remark 8.4 Constancy means that x is allowed to switch only if u has antic-
ipated this possibility dr, respectively df time units before. Its satisfaction does
not imply the uniqueness of dr, df and 8.3 offers such a counterexample.
9 Rising-Falling Symmetry
Definition 9.1 The DC i is called (rising-falling) symmetrical if
∀u, i(u) = {x|x ∈ i(u)}
and respectively (rising-falling) asymmetrical otherwise.
Example 9.2 Id, d ≥ 0 and SolSC are symmetrical. Let the symmetrical DC’s
i, j; if i ∧ j is defined, then it is symmetrical. The DC i ∨ j is symmetrical too.
10 The Serial Connection
Definition 10.1 For the DC’s i, j we note with k = i ◦ j the function k : S →
P ∗(S) defined by
k(u) = {y|∃x, x ∈ j(u) and y ∈ i(x)}
k is called the serial connection of the DC’s i, j.
Theorem 10.2 The next statements are true:
a) k is a DC.
b) If i, j are deterministic, then k is deterministic.
c) If i, j are time invariant, then k is time invariant.
d) If i, j are symmetrical, then k is symmetrical.
Remark 10.3 The serial connection of the constant delays is not constant, in
general. The set of the DC’s is a non-commutative semi-group relative to the
serial connection and I is the unit.
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Theorem 10.4 Let the DC’s i, j, k. The next implications are true:
i ⊂ j =⇒ i ◦ k ⊂ j ◦ k
j ⊂ k =⇒ i ◦ j ⊂ i ◦ k
Theorem 10.5 Let U ⊂ S and the DC’s i, j, k.
a) If ∀u, i(u) ∧ U 6= ∅, then ∀u, (i ◦ j)(u) ∧ U 6= ∅ and
(i ∧ U) ◦ j = (i ◦ j) ∧ U
If ∀u, j(u) ∧ U 6= ∅, then we have
i ◦ (j ∧ U) ⊂ i ◦ j
b) If ∀u, i(u) ∧ j(u) 6= ∅, then ∀u, (i ◦ k)(u) ∧ (j ◦ k)(u) 6= ∅ and
(i ∧ j) ◦ k ⊂ (i ◦ k) ∧ (j ◦ k)
If ∀u, j(u) ∧ k(u) 6= ∅, then ∀u, (i ◦ j)(u) ∧ (i ◦ k)(u) 6= ∅ and
i ◦ (j ∧ k) ⊂ (i ◦ j) ∧ (i ◦ k)
c) We have
(i ∨ j) ◦ k = (i ◦ k) ∨ (j ◦ k)
i ◦ (j ∨ k) = (i ◦ j) ∨ (i ◦ k)
References
[1] Luciano Lavagno, Synthesis and Testing of Bounded Wire Delay Asyn-
chronous Circuits from Signal Transition Graphs, PhD Thesis, Electrical
Engineering and Computer Sciences, Univ. of California at Berkeley, 1992
[2] J. A. Brzozowski, C-J. H. Seger, Advances in Asynchronous Circuit The-
ory, Part I: Gate and Unbounded Inertial Delay Models, Bulletin of the
European Association for Theoretical Computer Science, Number 42, pp.
198-249, February 1990
6
